library ieee;
use ieee.std_logic_1164.all;

entity NAND3 is
	port (
		a,b,c : in bit;
		z : out bit
	);
end entity NAND3;

architecture DATAFLOW of NAND3 is
	
begin

	z <= NOT(a AND b AND c);

end architecture DATAFLOW;
